skip to main
|
skip to sidebar
adeyo
i am Andrew Deyo and this is my blog for i 101
Friday, March 30, 2007
Thursday, March 8, 2007
De Morgan's law logic gate
This logic gate simulation is more complex than the last one. There are still only two switches but there are now two outputs, two NOT gates, a NAND, and there is an or. this simulation is used to prove DeMorgan's law.
A
B
NAND
Output 1
NOT A
NOT B
OR
Output 2
0
0
1
1
1
1
1
1
1
0
1
1
0
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
1
0
1
1
logic gates
this particular logic gate starts out with two switches, an xor and an output. It then has added to it a not, which reverses the origanal output.
A
B
output
Not
1
0
1
0
1
1
0
1
0
1
1
0
0
0
0
1
Newer Posts
Older Posts
Home
Subscribe to:
Posts (Atom)
my webpage
my webpages
another blogger
I101
Infoport
Blog Archive
▼
2007
(9)
▼
March
(3)
No title
De Morgan's law logic gate
logic gates
►
February
(3)
►
January
(3)
About Me
adeyo
View my complete profile